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We present a novel one-transistor/one-resistor (1T1R) synapse for neuromorphic networks, based on 15 
phase change memory (PCM) technology. The synapse is capable of spike-timing dependent 16 
plasticity (STDP), where gradual potentiation relies on set transition, namely crystallization, in the 17 
PCM, while depression is achieved via reset or amorphization of a chalcogenide active volume. 18 
STDP characteristics are demonstrated by experiments under variable initial conditions and number 19 
of pulses. Finally, we support the applicability of the 1T1R synapse for learning and recognition of 20 
visual patterns by simulations of fully connected neuromorphic networks with 2 or 3 layers with high 21 
recognition efficiency. The proposed scheme provides a feasible low-power solution for on-line 22 
unsupervised machine learning in smart reconfigurable sensors. 23 
1. Introduction 24 
Neuromorphic engineering represents one of the most promising fields for developing new 25 
computing paradigms complementing or even replacing current Von Neumann architecture (Indiveri 26 
et al., 2015). Tasks such as learning and recognition of visual and auditory patterns are naturally 27 
achieved in the human brain, whereas they require a comparably long time and excessive power 28 
consumption in a digital central processor unit (CPU). To address the learning task, one approach is 29 
to manipulate the synaptic weights in a multilayer neuron architecture called perceptron, where 30 
neurons consist of CMOS analog circuits to perform spike integration and firing, while synapses 31 
serve as interneuron connections with reconfigurable weights (Suri et al., 2011; Kuzum et al., 2012; 32 
Indiveri et al., 2013; Wang et al., 2015). Recent advances in nanotechnology have provided 33 
neuromorphic engineers with new devices which allow for synaptic plasticity, such as resistive 34 
switching memory (RRAM) (Waser at al., 2007; Jo et al., 2010; Ohno et al., 2011, Prezioso et al., 35 
2015), spin-transfer-torque memory (STT-RAM) (Vincent et al., 2015; Thomas et al., 2015), or 36 
phase change memory (PCM) (Suri et al., 2011; Eryilmaz et al., 2014; Burr et al., 2014). In 37 
particular, recent works have shown the ability to train real networks for pattern learning, adopting 38 
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advantage of these devices over CMOS is the small area, enabling the high synaptic density which is 40 
required to achieve the large connectivity (i.e., ratio between synapses and neurons) and highly 41 
parallelized architecture of the human brain. In addition, nanoelectronic synapses allow for low-42 
voltage operation in hybrid CMOS-memristive circuits, and for augmented functionality with respect 43 
to CMOS technology, thanks to the peculiar phenomena taking place in the memristive element. For 44 
instance, the CMOS-memristive synapse showed the ability to perform spike-timing dependent 45 
plasticity (STDP) (Yu et al., 2011), the transition from short-term to long-term learning (Ohno et al., 46 
2011), a multilevel cell operation allowing for gradual weight update (Wang et al., 2015) and a 47 
stochastic operation suitable to redundant neuromorphic networks (Suri et al., 2012; Yu et al., 2013; 48 
Querlioz et al., 2015). 49 
In this context, PCM technology is an attractive solution for nanoelectronic synapse in high density 50 
neuromorphic systems. PCM is currently under consideration for stand-alone (Servalli, 2009) and 51 
embedded memories (Annunziata et al., 2009; Zuliani et al., 2013). Generally, the device appears 52 
with one-transistor/one-resistor (1T1R) architecture which allows for strong immunity to voltage 53 
variations as well as relatively compact structure. Either metal-oxide-semiconductor (MOS) or 54 
bipolar junction transistor (BJT) have been used in the 1T1R architecture. In some case, the one-55 
diode/one-resistor (1D1R) structure has been demonstrated, capable of extremely small area and high 56 
density using the crosspoint architecture (Kau et al., 2009). The PCM technology platform has been 57 
used for computing applications for Boolean logic functions (Cassinerio et al., 2013) and arithmetic 58 
computation (Wright et al., 2011), including numerical addition, subtraction and factorization 59 
(Hosseini et al., 2015). Neuromorphic synapses have also been studied: Kuzum, et al., have first 60 
demonstrated STDP in PCM by use of an ad-hoc train of pulses at either terminal of the device 61 
(Kuzum et al., 2012). Suri, et al., have presented a 2-PCM synapse, where the 2 PCM devices serve 62 
as complementary potentiation and depression via gradual crystallization (Suri et al., 2011). 63 
Supervised training and learning using back-propagation schemes were recently shown using PCM 64 
arrays (Eryilmaz et al., 2014; Burr et al., 2014). Despite the wealth of novel demonstrations of PCM 65 
technology, no STDP-based unsupervised learning and recognition with PCM synapse circuits has 66 
been presented so far. 67 
Here we present a novel 1T1R synapse based on PCM capable of STDP. Potentiation of the synapse 68 
is achieved via partial crystallization enabling a gradual increase of synapse conductance, while 69 
synapse depression occurs by amorphization in the reset transition. STDP characteristics are 70 
demonstrated by experiments as a function of the initial resistance state and of the number of 71 
potentiating pulses. We demonstrate the ability to learn and recognize patterns in a fully-connected 72 
neuromorphic network and we propose for the first time the input noise as a means to depress 73 
background synapses, thus enabling on-line pattern learning, forgetting and updating. Training of the 74 
PCM synapse network with alternating and multiple visual patterns according to the MNIST data 75 
base is shown. Pattern recognition with multiple layers is finally addressed for improved learning 76 
efficiency. 77 
2. Materials and methods 78 
2.1. PCM characteristics 79 
Fig. 1 shows the PCM device used in this work (a) and its characteristics. The PCM was fabricated 80 
with 45 nm technology and consists of an active Ge2Sb2Te5 (GST) layer between a confined bottom 81 
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Cu/W/TiN multilayer connecting all cells along a row in the array, while the bottom electrode 83 
consisted of a tungsten plug and a sub-lithographic TiN heater connected to the GST layer. The 84 
active material GST is a well-known phase change material, which remains stable in 2 phases, 85 
namely the crystalline phase and the amorphous phase (Wong et al., 2010). The 2 phases differ by 86 
their respective resistance, as displayed by the I-V characteristics in Fig. 1b: while the crystalline 87 
(set) state shows a relatively low resistance, the amorphous (reset) state shows high resistance and a 88 
typical threshold switching behavior at a characteristic threshold voltage VT (Ielmini et al., 2007). To 89 
change the PCM state, positive voltage pulses are applied between the top electrode and the heater. 90 
Fig. 1c shows the resistance R measured after the application of a rectangular write pulse as a 91 
function of the pulse amplitude V. The PCM device was initially prepared in the set state with R = 92 
10 k by application of a pulse with amplitude 1.2 V for 250 ns, before any applied pulse. Data show 93 
that R remains constant, until the applied voltage exceeds the voltage Vm for GST melting, causing 94 
amorphization, around 1.2 V, which corresponds to the melting voltage of the device. Above Vm, the 95 
applied pulse is able to induce melting, which leaves the GST volume in an amorphous phase as the 96 
voltage pulse is completed. The amorphous volume increases with V, thus leading to the increase of 97 
R with V in the characteristic of Fig. 1c. To recover the initial crystalline phase, a rectangular pulse 98 
with voltage below Vm is applied. A voltage Vreset = 1.75 V is sufficient to induce a resistance change 99 
to about 20 M, corresponding to a full reset state. Fig. 1d shows the resistance R measured after a 100 
set pulse with voltage Vset = 1.05 V as a function of the pulse-width tP and for increasing initial R 101 
from 15 k to 10 M of the PCM (different colors in Fig. 1d). In general, R decreases with increase 102 
in tP as a result of the increased crystalline fraction (Cassinerio et al., 2013). A pulse width of about 103 
250 ns is generally sufficient to complete crystallization within the GST layer irrespective of the 104 
initial value of R, thus supporting the good quality of PCM in terms of fast memory, low write 105 
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Fig. 1 Cross sectional view of a PCM obtained by transmission electron microscopy (TEM) (a), measured 109 
quasi-stationary I-V curves for the PCM device in the crystalline and amorphous phase (b), reset characteristic 110 
of R as a function of the write voltage for pulse-width 40 ns (c) and set characteristics of R as a function of the 111 
set pulse-width tP and voltage Vset = 1.05 V for variable initial PCM state (d). The PCM device shows fast 112 
switching at low voltage, thus supporting PCM technology for low-voltage, low-power synapses in 113 
neuromorphic systems. 114 
 115 
2.2. 1T1R architecture 116 
Fig. 2 schematically shows a neuron/synapse/neuron block of the neuromorphic network. Here, the 117 
synapse consists in a 1T1R structure where the PCM cell is connected in series with a MOS 118 
transistor. The transistor width and length must be suitable to drive a current around 300 A, which 119 
is needed for set and reset transition in the PCM with 45 nm technology (Servalli, 2009). As a 120 
reference, an embedded PCM device with 1T1R structure has an area (almost equal to the transistor 121 
area) of 36F
2
, where F is the minimum feature size of the technology, for F = 90 nm and a write 122 
current of 400 A (Annunziata, et al., 2009). The 1T1R synapse has 3 terminals, namely the gate 123 
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the transistor channel contact not connected to the PCM. The synapse gate voltage VG is driven by 125 
the pre-synaptic neuron (PRE), which applies a sequence of rectangular spikes. The positive gate 126 
voltage activates a current spike in the synapse which is fed into the post-synaptic neuron (POST). 127 
Each neuron in the neuromorphic network consists of a leaky integrate and fire (LIF) circuit, where 128 
the input current spike is integrated by the first stage, thus raising the internal (or membrane) 129 
potential Vint. The TE voltage VTE is controlled by the POST, and is normally equal to a negative 130 
constant value, e.g., -30 mV. Thanks to the negative VTE, a negative current spike is generated in the 131 
1T1R in correspondence of the PRE spike, hence causing a positive increase of Vint in the inverting 132 
integrator of Fig. 2. The relatively low VTE ensures that the resistance state of the PCM is not 133 
changed, thus avoiding unwanted synaptic plasticity during the communication mode. The POST 134 
also controls the gate voltage of the synapse in the connection to the neuron in the next layer (not 135 
shown in Fig. 2). Therefore, the scheme in Fig. 2 represents the building block to be replicated to 136 
achieve a generic multilayer neuromorphic array. Note finally that the 1T1R synapse in Fig. 2 can be 137 
considered a simplified version of the 2-transistor/1-resistor (2T1R) synapse presented by Wang, et 138 
al., where communication and plasticity were achieved by 2 separate transistors (Wang et al., 2015), 139 


















Fig. 2 Schematic illustration of the neuromorphic network with a 1T1R synapse. The PRE drives the MOS 143 
transistor gate voltage VG, thus activating a current spike due to the low negative TE voltage (VTE = -30 mV) 144 
set by the POST. The current spikes are fed into the POST, which eventually delivers a VTE spike back to the 145 
synapse as the internal voltage Vint exceeds a threshold Vth. The VTE spike includes a set and reset pulse to 146 
induce potentiation/depression according to the STDP protocol. 147 
 148 
As Vint exceeds a given threshold Vth of a comparator, the fire stage delivers a pulse back to the TE to 149 
update the weight of the synapse. The TE spike contains 2 rectangular pulses, the second pulse 150 
having a higher amplitude than the first one. The specific shape of the VTE spike results in a change 151 
in the PCM resistance depending on the relative time delay between the PRE and POST spikes, in 152 
agreement with the STDP protocol. STDP in the PCM synapse is illustrated in Fig. 3, showing the 153 
applied pulses from the PRE and the POST. The PRE spike is rectangular, with a 10 ms pulse-width 154 
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ms overall, and includes two pulses of width tP at the beginning of the first and the second halves of 156 
the total pulse. The amplitudes of the first and second pulses are Vset= 1.05 V and Vreset = 1.75 V, 157 
respectively, intercalated by wait times at zero voltage. Amplitudes Vset and Vreset are tuned to induce 158 
set transition (crystallization) and reset transition (amorphization), respectively, according to the 159 
PCM characteristics in Fig 1. These values should be suitably adjusted according to the specific 160 







(a)    (b)
VG = 0.87 V
tpost
tpre Vreset = 1.75 VVset = 1.05 V
tp = 40 ns
 163 
Fig. 3 Scheme of the applied pulses from the PRE and POST neurons to the 1T1R synapse. In the case of 164 
small positive delay Dt (a), when the PRE spike is applied just before the POST spike, the PCM receives a 165 
potentiating pulse with voltage Vset inducing set transition. On the other hand, for small negative delay Dt (b), 166 
when the PRE spike is applied just after the POST spike, the PCM receives a depressing pulse with voltage 167 
Vreset inducing reset transition. For positive/negative delays larger than 10 ms, there is no overlap between PRE 168 
and POST spikes, thus no potentiation/depression can take place. 169 
 170 
We define the relative time delay Dt given by: 171 
Dt = tpost - tpre, 172 
where tpost is the initial time of the POST spike and tpre is the initial time of the PRE spike, as shown 173 
in Fig. 3. If the PRE spike appears before the POST spike (a), the relative delay Dt is positive and the 174 
PRE spike overlaps with the POST spike during the set pulse of voltage Vset, thus inducing set 175 
transition in the PCM with a consequent decrease of resistance. This corresponds to the so-called 176 
long-term potentiation (LTP) in the STDP protocol. If the PRE spike appears after the POST spike 177 
(b), the relative delay Dt is negative and the PRE spike overlaps with the POST spike during the reset 178 
pulse of voltage Vreset, thus inducing reset transition in the PCM with a consequent increase of 179 
resistance. This corresponds to the so-called long-term depression (LTD) in the STDP protocol. 180 
 181 
3. Results  182 
3.1. STDP characteristics 183 
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transistor and a PCM device on 2 separate chips. The transistor size was L = 1 m and W = 10 m 185 
and the device was able to deliver sufficient current to switch the PCM device during set and reset. 186 
To demonstrate STDP operation, voltage pulses as in Fig. 3 were applied to the transistor gate and to 187 
the TE terminal with variable delay Dt and variable initial resistance R0 of the PCM device. We used 188 
a pulse-width tP = 40 ns of set/reset pulses in the POST spike, i.e., the same as in Fig. 1c and d. Fig. 4 189 
shows the measured change of conductance R0/R, where R0 and R were measured before and after 190 
the applied gate/TE pulses, for the 3 initial states of the PCM shown in Fig. 1d, namely state A close 191 
to the full set state (R0 = 15 k), state B which is intermediate between set and reset states (R0 = 192 
500 k), and state C close to the full reset state (R0 = 10 M). R was measured after one spike event 193 
in all cases except for state C, where 1, 3 and 5 spikes were used in the experiments. State A (Fig. 4a) 194 
displays strong depression for Dt < 0, indicating a resistance increase by about 3 orders of magnitude 195 
corresponding to the full resistance window of the PCM device between set and reset states in Fig. 196 
1c. On the other hand, state A does not show any potentiation, since the phase is already almost 197 
completely crystallized in this state. State B (Fig. 4b) shows both depression (Dt < 0) and potentiation 198 
(Dt > 0), since both set and reset transition are possible for this intermediate state. Finally, state C 199 
(Fig. 4c) shows no depression, since this state is already fully amorphized. In the case of one spike, 200 
the PCM also shows no potentiation, since a 40-ns pulse is not able to induce significant 201 
crystallization in the fully-amorphized state according to the set characteristics in Fig. 1d. 202 
Potentiation however arises after an increasing number of spikes, reaching about a factor 10
3
x in the 203 
case of 5 repeated spikes with the same delay. These characteristics demonstrated STDP with abrupt 204 
depression and gradual potentiation due to cumulative crystallization in the PCM device (Cassinerio 205 
et al., 2013). Note that tP = 40 ns was chosen to be long enough to allow for full reset of the PCM 206 
device, while providing a partial and additive crystallization according to Fig. 1d. A longer tP would 207 
result in slightly different STDP characteristics, due to the larger crystallization similar to the 208 
enhanced potentiation with larger number of spikes in Fig. 4c. On the other hand, depression would 209 
not be affected by increasing tP, since the reset transition only depends on the quenching time. 210 
 211 
State A State B State C
 212 
Fig. 4 STDP characteristics, namely measured change of conductance R0/R as a function of delay Dt, for 213 
various PCM states, namely state A (R0 = 15 k), state B (R0 = 500 k), and state C (R0 = 10 M), also 214 
reported in Fig. 1d. Depression and/or potentiation are shown depending on delay and initial state, providing a 215 
confirmation of the STDP capability in our 1T1R synapse. 216 
 217 
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and depression of a single PCM synapse. Fig. 5 shows the results of a random Dt spiking experiment 219 
over 1000 epochs (i.e., spike events), reporting the Dt (a), the change of conductance R0/R (b), where 220 
R0 and R were measured before and after each spike in the sequence, and a correlation between R0/R 221 
and Dt (c). Due to the uniform distribution of Dt adopted in our experiment, R in Fig. 5b remains 222 
close to the full reset state for most of the experiment. Only few obvious resistance drops were 223 
obtained, since at least 3 pulses with Dt > 0 are needed in Fig. 4d to achieve potentiation from the full 224 
reset state. The correlation between Dt and R0/R over 10
4
 spikes in Fig. 5c nicely agrees with the 225 




Fig. 5 Result of a random spiking experiment, showing the random delay Dt as a function of the epoch (a), 230 
corresponding change of conductance R0/R as a function of the epoch (b), and correlation between Dt and R0/R 231 
(c). The correlation between delay and conductance change is consistent with the STDP characteristics at 232 
variable resistance in Fig. 4. 233 
 234 
Note that potentiation/depression in Figs. 4 and 5 only take place during the set/reset pulses of pulse-235 
width 40 ns, which is a negligible fraction of the spike timescale of 10 ms. This ensures that the 236 
energy consumption is negligible for synaptic plasticity as required by low power applications of the 237 
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Fig. 6 Neuromorphic network adopted in our simulations: schematic illustration (a) and corresponding circuit 241 
(b). A first neuron layer with N = 28x28 neurons is fully connected to a second neuron layer with M neurons 242 
through 1T1R PCM-based synapses. The first layer delivers spikes in response to presentation of one or more 243 
visual patterns. During training, STDP within the synapses leads to LTP/LTD update of the synapse weights 244 
eventually resulting in the specialization of the output neurons in recognizing the submitted patterns. 245 
 246 
3.2. Neuromorphic network 247 
Due to the simplicity of the POST spike shape including a set pulse and a reset pulse, the STDP 248 
characteristics in Figs. 4 and 5 show constant depression and potentiation for Dt <0 and Dt >0, 249 
respectively, in contrast to the exponential-like decay which was revealed by previous in-vivo 250 
experiments (Bi et al., 1998). In addition, STDP characteristics in Figs. 4 and 5 are affected by a 251 
large window which can reach 1000x in one single spike, as opposed to the gradual change of only 252 
few percent of biological synapses (Bi et al., 1998). To demonstrate that the simplified features of 253 
our STDP do not prevent a proper learning capability in our synapse, we performed simulations of 254 
pattern learning in a fully-connected perceptron with 2 neuron layers and 1T1R PCM-based 255 
synapses. Fig. 6 schematically illustrates the adopted architecture (a) and shows a practical circuit 256 
implementation with 1T1R synapses. The input pattern stimulates the first layer of neurons, 257 
consisting of a 28x28 retina in our simulations. Each of these 1
st
 layer (PRE) neurons is connected to 258 
each 2
nd
-layer (POST) neurons via a synapse. We varied the number of POSTs in the 2
nd
 layer and 259 
the intra-layer synaptic interaction depending on the purpose of the simulation. The 2-layer 260 
neuromorphic network can be arranged in the array-type synaptic architecture in Fig. 6b, where a 261 
synapse in row i and column j, with i = 1, 2, 3, …, N and j = 1, 2, 3, …, M, represents the connection 262 
between the i-th PRE and the j-th POST. Therefore, the generic i-th PRE drives the gate terminals of 263 
all 1T1R synapses within the corresponding row, while the generic j-th POST receives the total 264 
current generated in the j-th column of synapses and drives the TE terminals of all synapses in the j-265 
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Fig. 7 Simulation results for pattern learning. The input pattern “1” (a) is presented at the input together with 269 
noise (b). Synaptic weights are random at t = 0 s (a), then they specialize at progressive times 3.5 s (d) and 7 s 270 
(e). The corresponding complete evolution of synapse weights for increasing time is shown in (f), with 271 
positions A, B and C related to (c-d-e). Red lines represent synapses for pattern, cyan lines are the background 272 
synapses, while the black and blue lines are the mean pattern and background synapses, showing progressive 273 
learning and specialization. 274 
 275 
3.3. Simulation of learning of a single pattern 276 
Fig. 7 shows the simulations results for the case of a 28x28 PRE retina array (N = 784) with a single 277 
POST (M = 1). Simulations were obtained with the software MATLAB and the model for PCM 278 
crystallization dynamics was obtained by interpolating data in Fig. 1d. CMOS neuron circuitry was 279 
modelled with ideal integrators, comparators and arbitrary waveform generators, while the transistor 280 
in the 1T1R was modeled as a series resistance of 2.4 k during communication and fire. The input 281 
pattern in Fig. 7a consists of a handwritten “1” chosen within the MNIST database (LeCun et al., 282 
1998). The pattern was randomly alternated with random noise (Fig. 7b) for the purpose of inducing 283 
random spikes which uniformly depress all background synapses not belonging to the pattern. PRE-284 
synaptic neurons were randomly activated during each noise event to allow for uniform depression of 285 
the background. Pattern and noise were presented with probability 50% each with clock time tck = 10 286 
ms. Noise consists in the excitation of an average of 51 neurons randomly selected within the 784 287 
PREs, corresponding to a fraction of 6.5% of neurons. During each noise epoch we extracted a 288 
different instance of white 1/0 noise. PRE spikes led to the excitation of synaptic currents that were 289 
integrated by the single POST in the 2
nd
 layer, causing fire events every time the internal voltage 290 
exceeded Vth.  291 
The evolution of the synaptic weights is shown by the color maps of conductance 1/R at t = 0 292 
(Fig. 7c), t = 3.5 s (d) and t = 7 s (e), also corresponding to the total simulated time. We assumed that 293 
the initial distribution of weights is random between set and reset states, which can be obtained, for 294 
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the PCM threshold voltage VT. A random-set operation was shown to generate random bits in 296 
RRAM, thus enabling true random number generation (Balatti et al., 2015). Fig. 7f shows the 297 
detailed time evolution of the synaptic weights, including 25, out of a total of 76, representative 298 
synapses within the pattern and other 236, from a total of 708, from the background, together with 299 
the corresponding average weights. Starting from the initial random distribution, the pattern weights 300 
(in red in Fig. 7f) start to potentiate after approximately 0.3 s, reaching a value of 10
-4
 -1 around 301 
about 0.4 s. This is the result of cumulative crystallization in the PCM as a result of multiple STDP 302 
events with Dt > 0, corresponding, e.g., to the presentation of a pattern which induces a fire in the 303 
POST. Background synapses (in cyan in Fig. 7f) are instead depressed over a longer downscale of 304 
about 3.5 s, where they reach a conductance of about 10
-7
 -1 corresponding to the full reset state. 305 
The depression mechanism takes advantage of the random noise appearing at the PRE neuron layer. 306 
Since noise is uncorrelated, it only causes synapse depression when the noise PRE spike comes soon 307 
after a previous fire (thus with Dt < 0) most probably induced by pattern spikes. Therefore noise 308 
plays a key role in depression, although it should be kept to a moderate frequency and moderate 309 
density (6.5% in Fig. 7) during training to avoid interference with stable pattern learning. Note the 310 
fast pattern learning relatively to the slow background depression, as also evidenced by the evolution 311 
of synapse weights in Fig. 7d at 3.5 s, where depression is still not uniformly achieved in the 312 
background. The rate of background depression might be enhanced by increasing the noise density, 313 
however at the expense of a disturbed potentiation of pattern synapses. In fact, a high noise density 314 
might lead to an increased probability of noise-induced fire, which, if followed by pattern 315 
presentation, may result in the depression of pattern synapses according to STDP. Therefore, the 316 
ideal noise density should be dictated by the tradeoff between fast background depression and 317 
efficient pattern learning. The real time evolution of synapse during a representative simulation is 318 
reported in the movie M1 in the Supplementary Material. We did not implement device-to-device 319 
variability for simplicity. However, the impact should be negligible, since the network relies on the 320 







Fig. 8 Energy Esyn and mean power Psyn consumption per synapse as a function of time during the learning 324 
process of Fig. 7 (a) and corresponding histogram distribution of energy consumption Esyn,c due to 325 
communication from 4.2 s to 7 s, namely after completing potentiation/depression (b). Consumption due to 326 
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events induced by POST spikes. The energy histogram reveals 3 energy levels: Group I around 80 pJ reflects 328 
communication of pattern spikes at potentiated synapses. Group II around 5 pJ represents communication of 329 
noise spikes at potentiated pattern synapses, while group III just below 100 fJ corresponds to noise spikes at 330 
depressed background synapses. 331 
 332 
3.4. Energy and power consumption  333 
To assess the power consumption of our synaptic network, we calculated the average dissipated 334 
energy Esyn and power Psyn = Esyn/tck per synapse, which is shown in Fig. 8a as a function of time 335 
during learning. The most significant contribution to energy dissipation is due to the PRE spike 336 
(communication) which induces a current spike of tck = 10 ms due to the constant VTE = -30 mV. The 337 




where Ri is the resistance of the i-th synapse, RMOS is the resistance of the MOS transistor in the on 340 
state, N and M are the numbers of PRE (N = 784 in our simulation) and POST (M = 1 in our 341 
simulation), respectively, and the summation is extended over all synapses that were activated by a 342 
PRE spike. In our calculations, we used a constant resistance RMOS = 2.4 k for simplicity. The red 343 
filled points in Fig. 8a show the calculated Esyn,c due to the communication mode, reaching a peak of 344 
about 80 pJ as the pattern is presented to potentiated synapses after stable learning in the 345 
neuromorphic network. The corresponding dissipated power Psyn,c = Esyn,c/tck is in the range of 8 nW. 346 
The dissipated energy is lower in the initial stages when the pattern is not yet learned, given the 347 
relatively low conductance of the pattern synapses.  348 
Fig. 8b shows the distribution of Esyn,c due to spiking communication after consolidation of weights 349 
between t = 4.2 s and 7 s in Fig. 8a. Note that there are 3 sub-distributions of Esyn,c, consisting of a 350 
high energy range (group I) due to pattern spiking and a low energy range, including a medium low 351 
sub-distribution (group II) and an extreme low sub-distribution (group III). Group II can be attributed 352 
to noise spikes exciting potentiated pattern synapses, which have large weights but only few are 353 
activated by the noise spikes. On the other hand, group III can be attributed to noise spikes exciting 354 
the background depressed synapses, thus corresponding to relatively few synapses with small weight 355 
on the average. 356 
Fig. 8a also shows the calculated Esyn,f corresponding to the fire event, when a POST spike overlaps 357 
with the PRE spike, thus giving rise to LTP or LTD. These events generally involve a much larger 358 
VTE and a larger corresponding current compared to the communication spike, since updating the 359 
PCM resistance requires set and reset transitions with significant Joule heating. On the other hand, 360 
due to the short pulse-width tP = 40 ns, the energy dissipation is around 1 pJ, hence negligible 361 
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Fig. 9 Simulation results for pattern learning and updating. Pattern “1” and noise (a) were presented for the 365 
first 7 s, followed by pattern “2” and noise for the last 7 s. After the first 7 s, in A, pattern “1” was learnt (c). 366 
After starting with “2”, synapses showed a mixed specialization at 7.5 s in B (d), where “1” was being 367 
forgotten and “2” was being learned. Finally, at 14 s in C (e), “2” was learnt. (f) shows the temporal evolution 368 
of synapses, with initial learning of “1”, followed by updating with “2”. 369 
 370 
3.5. Multiple pattern learning in sequence or in parallel 371 
For on-line unsupervised pattern learning, it is important to demonstrate not only learning of a 372 
specific pattern, but also the capability to forget a previous pattern and learn a new one. The ability to 373 
reconfigure synaptic weights by learning a new pattern is in fact a key feature to rapidly interact with 374 
stimuli from a continuously-changing environment as in the real world. To verify the reconfiguration 375 
function in our neuromorphic network, we presented an input pattern to the PRE neurons for 7 s, then 376 
we presented a different pattern, where both the first and second patterns were chosen from the 377 
MNIST database. Fig. 9 shows the simulation results, including the first pattern (a), the second 378 
pattern (b), the color maps of the synaptic weights for t = 7 (c), t = 7.5 s (d) and t = 14 s (e), and the 379 
synaptic conductance 1/R as a function of time (f). During the initial 7 s, pattern “1” and noise were 380 
provided with equal probabilities of 50%: the average synaptic weights show a potentiation of pattern 381 
synapse weights at 0.5 s, which is in line with Fig. 7. At the same time, the background synapses are 382 
gradually depressed and the pattern is completely learnt after 1 s, as also shown by the weights at 7 s 383 
in Fig. 9c. After 7 s, the input pattern is suddenly changed from “1” to “2”, which causes depression 384 
of weights within pattern “1” and potentiation of weights in pattern “2”. No conductance change is 385 
seen for synapses remaining in the background or pattern area. Pattern “2” is fully learned around 9 s, 386 
with depression taking slightly longer time. Sequential learning of 2 patterns is further described by 387 
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Fig. 10 Simulation results for multiple pattern learning. A first layer with 28x28 = 784 neurons is fully 391 
connected to three second layer neurons, each of them connected with three inhibitory synapses (a). We 392 
provided three patterns “1”, “2” and “3” (b) to the input. The three neurons specialize on different patterns (c). 393 
(d) shows the evolution of the synapses connected to one of the post neurons, in particular the mean weight for 394 
synapses of pattern “1”, “2”, “3” and background. While the background gradually decreases, the learnt 395 
pattern (the highest mean conductivity) changes during time due to interference between patterns. 396 
 397 
We also verified the capability to learn multiple patterns in parallel, rather than in sequence as in 398 
Fig. 9. Since a neuron can only specialize to one pattern at a time (see Fig. 9), we extended the 399 
simulation to a network of multiple M neurons in the POST layer. Fig. 10a shows a fully connected 400 
network including N PRE neurons and 3 POST neurons in the 2
nd
 layer, where 3 different patterns 401 
were presented alternatively as shown in Fig. 10b. The purpose is that each of the 3 neurons 402 
eventually specializes to a separate pattern, thus emulating the capability to recognize different 403 
patterns, such as letters, numbers, or words, by our brain. To avoid co-specialization to the same 404 
pattern, the 3 neurons were connected by inhibitory synapses, where a successful fire in any neuron 405 
leads to a partial discharge of the internal potential in all other neurons, to inhibit fire in 406 
correspondence of the same pattern and encourage specialization to other patterns. The inhibitory 407 
synapses have a fixed weight, hence they can be implemented by simple resistors. The 3 input 408 
patterns in Fig. 10b were presented with 5% probability each, with the remaining 85% consisting of 409 
noise with an average number of PRE spikes of 4 per epoch, or 0.5% of all PREs. Such low 410 
percentage of noise activity over PREs is balanced by a relatively large frequency of noise equal to 411 
85%. After a simulated total time of 300 s, the 3 different patterns were learnt each in a different 412 
neuron, as shown by the final synaptic weights in Fig. 10c. Decreasing the pattern presentation rate 413 
below 5% in Fig. 10 would result in a lower learning rate, while increasing the rate would cause 414 
learning instabilities. We have observed, in fact, that high pattern presentation rates cause the 415 
network to learn superposed patterns (e.g., a “1” plus a “2”) or difference patterns (e.g. a “1” with the 416 
pixels of “2” excluded). This results from interaction of distinct patterns in the STDP. A low pattern 417 
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 419 
Fig. 10d shows the synaptic weights as a function of time, including the pattern weights and 420 
background weights (only synapses belonging to the background in all 3 patterns were shown). 421 
Learning takes place in a relatively short time at the beginning of the simulation, while depression of 422 
background weights requires about 200 s due to the low activity of noise. Note also the significant 423 
oscillations of pattern weights, which are due to the instability of pattern weights due to noise. In 424 
particular, the neuron specializes on one single pattern at a time, corresponding to the highest 425 
conductance of 10
-4
 S. However, the network is unable to stabilize on a single pattern due to the 426 
interference with different patterns. Nonetheless, the network is able to recognize distinct patterns in 427 
distinct POST neurons, although sometimes different POST learn the same input pattern. This is an 428 
unwanted effect due to the low inhibitory effect we used in the simulations, where we discharged 429 
only 20% of the capacitance of a neuron during the inhibitory action. The increase of the inhibitory 430 
factor would improve the selectivity to input patterns, although it would also cause the blockade of 431 
some POST neurons due to repeated fire in another successful POST neurons. In summary, a careful 432 
trade-off must be searched to minimize blockade events, maximize the learning efficiency and 433 
minimize the learning time. Parallel learning of 3 patterns is further described by movie M3 in the 434 
Supplementary Material. 435 
 436 
4. Discussion 437 
4.1. Reducing power consumption via spiking communication 438 
Our results support PCM devices as highly-functional synapses with learning capability and low 439 
power consumption required for the synaptic plasticity. A key limitation of the proposed scheme is 440 





 as in the human cortex, a power per synapse of 8 nW would translate in a power 442 
density of almost 1 kWcm
-2
, which is comparable to a multicore CPU in conventional Von Neumann 443 
computing. The large power consumption is due to the relatively long current spike lasting 10 ms in 444 
response to the PRE spike applied to the transistor gate, where the relatively long pulse width is 445 
dictated by the STDP dynamics in the 10-100 ms time scale for real time learning and interaction (Bi 446 
et al., 1998). However, a spiking VTE can be adopted to reduce the dissipated energy during the spike. 447 
For instance, Fig. 11 shows a spiking waveform of VTE, consisting of pulses of tspike = 1 s width and 448 
spiking period Tspike = 1 ms, corresponding to a spiking frequency of 1 kHz and a duty cycle of 10
-3
. 449 
The reduced duty cycle results in a reduction of power consumption by a factor 10
3
, clearly bringing 450 





Ambrogio et al.  Unsupervised learning in phase change memory 









Fig. 11 Scheme for implementing low energy consumption communication. Instead of applying a 454 
constant VTE = -30 mV, sequences of spikes lasting tspike can allow for efficient communication (a), 455 
while reducing energy and power consumption by a factor tspike/Tspike, where Tspike is the time 456 
between adjacent pulses (b). 457 
 458 
An additional advantage of adopting a spiking VTE with low duty cycle is the ability to reduce the 459 
capacitance in the neuron integrator stage. In fact, the capacitance can be estimated by: 460 
C  DQ/Vth, 461 
where DQ is the integrated charge contributed by the current, equal to DQ = IDt in the case of a 462 
constant VTE as in Fig. 2. Assuming an array of 784 PRE neurons with 10% potentiated synapses 463 
after learning, a VTE of -30 mV, a resistance of potentiated synapse of 15 k, and a comparator 464 
threshold voltage Vth = 0.5 V, we obtain a capacitance of about 3 F, which is clearly unfeasible in 465 
an integrated circuit. A duty cycle of 10
-3
 would result in a reduction of the capacitance by a factor 466 
10
3
, hence in the range of few nF. Further reduction of the power consumption and of the integrator 467 
capacitance can be obtained by reducing the duty cycle, the value of VTE, and the conductivity of the 468 
PCM in the potentiated state, e.g., by adopting suitable low-conductivity phase change materials or 469 
by reducing the size of the heater controlling the cross section of the PCM device. Separation of 470 
communication and fire paths by 2T1R architecture of the synapse would allow to further reduce the 471 
current consumption and capacitor area by adopting sub-threshold bias and short pulse width of the 472 
communication gate (Wang et al., 2015, Kim et al., 2015). Finally, adopting accelerated, non-473 
biological dynamics of tenths of ns instead of 10 ms range could allow for smaller values of 474 
integrated capacitances in the range of hundreds of fF.  475 
Another issue consists in the wire capacitance charging energy, which is higher in the pulsing 476 
scheme. Synapses are arranged in a relatively large array, hence wires would cause a high parasitic 477 
capacitance, leading to an increase in capacitive energy dissipation in the pulsing scheme. One way 478 
to reduce the issue is to arrange synapses in a multiple smaller synapse arrays, with shorter 479 
interconnects. This approach would reduce the fan-in/fan-out of the neurons, however, with a proper 480 
design of the neuromorphic network, the issue could be acceptable, while preserving the reduction in 481 
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voltage scaling via PCM engineering.. 483 
 484 
4.2. Multi-layer neuromorphic network 485 
To assess the learning efficiency of the neuromorphic network with PCM synapses, we performed 486 
100 simulations of pattern learning with a total time of 2 s per each simulation. We evaluated the 487 
recognition probability Plearn as the number np,f of fire events in the POST neuron in correspondence 488 
of the presentation of pattern “1”, divided by the total number np of appearances of the same pattern, 489 
Plearn = np,f/np (see Fig. 12a). Similarly, we evaluated the error probability Perr as the number nn,f of 490 
POST fire events taking place in correspondence of the presentation of noise in the input (false 491 
recognitions) divided by the total number nn of input noise appearances, Perr = nn,f/nn. Note that np + 492 
nn = n, where n is the total number of PRE spikes within the 2 s interval of simulation. With a 2-layer 493 
network with 28x28 PRE and 1 POST neuron, Plearn was equal to 33% and Perr was around 6%, thus 494 
quite unsatisfactory for the purpose of on-line learning and recognition. We found that unsuccessful 495 
learning was due most of the times to depression events of pattern synapses in the case of noise 496 
causing a POST fire, followed by the presentation of the pattern in the input. In fact, PCM is 497 
particularly prone to complete depression for Dt < 0, since the reset pulse results in a large resistance 498 
increase in just one shot. After this depression event, potentiation of pattern synapses is quite 499 
difficult, since the current flowing in the depressed pattern synapse is extremely low, making a POST 500 
























Fig. 12 Multi-layer simulation results. The number n of PRE spikes is composed by np pattern and nn 504 
noise inputs. np is composed by np,f (pattern leading to output spike) and np,0 (missing recognition). nn 505 
is composed by nn,f (false recognition) and nn,0 (absence of spike for input noise) (a). After an input 506 
layer with 28x28 neurons, a second layer with variable M neurons and a third layer with one output 507 
neuron are implemented (b). The recognition rate Plearn = np,f/np increases with respect to the two 508 
layers network and it increases for increasing number M of second layer neurons (c), while the error 509 
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reaching a 95.5% recognition, while Perr drops to 0.35%. 511 
 512 
To solve this issue and improve the recognition probability, we implemented a 3-layer network, as 513 
sketched in Fig. 12b. This was done by inserting an intermediate layer with M neurons between a 514 
28x28 input retina and an output layer consisting of a single neuron. All neurons between the first 515 
and the second layer were connected, and all second-layer neurons were connected to the output 516 
neuron, making the network a fully-connected architecture. The number M of neurons in the second 517 
layer was varied to study the recognition efficiency and error rates with the same pattern and noise 518 
conditions as in the calculations in Fig. 7. Fig. 12 shows the calculated recognition probability (c) 519 
and the error probability (d) as a function of M. The recognition probability increases with M from 520 
almost 36% up to 76%, while the error rate decreases from 6% to 3%, as shown by the blue lines. 521 
The improvement is due to the compensation of synapse blockade by the additional layer, thanks to 522 
the increased number of parallel channels. 523 
To further improve the network efficiency, we reduced the input noise from 6.5% to 5.5%. The 524 
optimized results are shown by the red curve in Fig. 12c and d. The noise reduction leads to a slight 525 
increase in the time needed for depression of background synapses. On the other hand, the 526 
recognition efficiency increases up to 95.5% for 256 neurons in the second layer, while the error 527 
probability decreases to 0.35% in a 2 s simulation time. These results strongly support PCM-based 528 
neuromorphic chip for on-line unsupervised learning and recognition. 529 
 530 
 531 
Fig. 13 Probability of recognizing an input pattern Plearn, solid line, and probability of spurious fire 532 
Perr, dashed line, as a function of noise density. 533 
 534 
4.3. Impact of noise density on learning efficiency 535 
Noise presentation alternated to the pattern allows for proper background depression and on-line 536 
unsupervised pattern updating. The randomness and non-correlation of noise allow for a general 537 
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impact of noise on learning efficiency. We performed pattern learning simulations as in Fig. 7, 539 
varying the input noise density, namely the average percentage of PRE delivering a noise spike. Plearn 540 
shows a decrease for increasing noise density which is explained by the competition between pattern 541 
learning caused by pattern input appearance and increasing pattern forgetting induced by noise. At 542 
the same time, for increasing noise, Perr increases due to the increasing noise current contribution. 543 
However, note that zero noise, which seems to be the best situation, is not applicable, since 544 
background depression and pattern updating as in Fig. 9 would not be possible. Therefore, a careful 545 
trade-off between noise density and learning performance must be considered. 546 
In conclusions, our work demonstrate PCM-based electronic synapses based on 1T1R architecture. 547 
The synapses are capable of STDP thanks to the time-dependent overlap among PRE and POST 548 
spikes in the 1T1R circuit. On-line pattern learning, recognition, forgetting and updating is 549 
demonstrated by simulations assuming the alternation of pattern and noise spikes from the PRE layer. 550 
Reduction of energy consumption and improvement of recognition efficiency are discussed with the 551 
help of simulation results. These results support PCM as promising element for electronic synapses 552 
in future neuromorphic hardware. 553 
5. Acknowledgment 554 
The authors are grateful to S. Balatti and Z.-Q. Wang for several discussions. This work was 555 
supported in part by the ERC Consolidator Grant No. 648635 “Resistive-switch computing Beyond 556 
CMOS”.  557 
 558 
6. References 559 
 560 
Ambrogio, S., Balatti, S., Nardi, F., Facchinetti, S., and Ielmini, D. (2013). Spike-timing dependent 561 
plasticity in a transistor-selected resistive switching memory. Nanotechnology 24, 384012. 562 
Annunziata, R., Zuliani, P., Borghi, M., De Sandre, G., Scotti, L., Prelini, C., Tosi, M., Tortorelli, I., 563 
and Pellizzer, F. (2009). Phase Change Memory Technology for Embedded Non Volatile 564 
Memory Applications for 90nm and Beyond. IEDM Tech. Dig. 97-100. 565 
Balatti, S., Ambrogio, S., Wang, Z.Q., and Ielmini, D. (2015). True Random Number Generation by 566 
variability of resistive switching in oxide-based devices. IEEE J. Emerging and Selected 567 
Topics in Circ. and Sys. 5 (2), 214-221. 568 
Bi, G.-Q., and Poo, M.-M. (1998). Synaptic modifications in cultured hippocampal neurons: 569 
Dependence on spike timing, synaptic strength, and postsynaptic cell type. J. Neurosci. 18, 570 
10464. 571 
Bichler, O., Suri, M., Querlioz, D., Vuillaume, D., DeSalvo, B., and Gamrat, C. (2012). Visual 572 
pattern extraction using energy-efficient 2-PCM synapse neuromorphic architecture, IEEE 573 
Trans. Electron Devices 59, 2206-2214. 574 
Burr, G.W., Shelby, R.M., di Nolfo, C., Jang, J.W., Shenoy, R.S., Narayanan, P., Virwani, K., 575 
Giacometti, E.U., Kurdi, B., and Hwang, H. (2014). Experimental demonstration and 576 
tolerancing of a large-scale neural network (165,000 synapses), using phase-change memory 577 
as the synaptic weight element. IEDM Tech. Dig., 697-700. 578 
Cassinerio, M., Ciocchini, N., and Ielmini, D. (2013). Logic computation in phase change materials 579 
by threshold and memory switching. Advanced Materials 25 (41), 5975-5980. 580 
Eryilmaz, S. B. ,Kuzum, D., Jeyasingh, R., Kim, S., BrightSky, M., Lam, C., and Wong, H.-S. P. 581 




Ambrogio et al.  Unsupervised learning in phase change memory 
 20 This is a provisional file, not the final typeset article 
device array. Front. Neurosci. 8:205. 583 
Garbin, D., Vianello, E., Bichler, O., Rafhay, Q., Gamrat, C., Ghibaudo, G., DeSalvo, B., and 584 
Perniola, L. (2015). HfO2-Based OxRAM devices as synapses for convolutional neural 585 
networks. IEEE Trans. Electron Devices 62(8) 2494-2501. 586 
Hosseini, P., Sebastian, A., Papandreou, N., Wright, C.D., and Bhaskaran, H. (2015). Accumulation-587 
Based Computing using Phase-Change Memories with FET access devices. IEEE Electron 588 
Device Letters 36 (9), 975-977. 589 
Ielmini, D., and Zhang, Y. (2007). Analytical model for subthreshold conduction and threshold 590 
switching in chalcogenide-based memory devices. J. Appl. Phys. 102, 054517. 591 
Indiveri, G., and Liu, S.-C. (2015). Memory and Information Processing in Neuromorphic Systems. 592 
Proc. IEEE 103(8), 1379-1397. 593 
Jo, S. H., Chang, T., Ebong, I., Bhadviya, B. B., Mazumder, P., and Lu, W. (2010). Nanoscale 594 
Memristor Device as Synapse in Neuromorphic Systems. Nano Lett. 10, 1297. 595 
Kau, D.C., Tang, S., Karpov, I.V., Dodge, R., Klehn, B., Kalb, J.A., Strand, J., Diaz, A., Leung, N., 596 
Wu, J., Lee, S., Langtry, T., Chang, K.-W., Papagianni, C., Lee, J., Hirst, J., Erra, S., Flores, 597 
E., Righos, N., Castro, H., and Spadini, G. (2009). A stackable cross point Phase Change 598 
Memory. IEDM Tech. Dig. 617-620. 599 
Kim, S., Ishii, M., Lewis, S., Perri, T., BrightSky, M., Kim, W., Jordan, R., Burr, G. W., Sosa, N., 600 
Ray, A., Han, J.-P., Miller, C., Hosokawa, K., and Lam, C. (2015). NVM Neuromorphic Core 601 
with 64k-cell (256-by-256) Phase Change Memory Synaptic Array with On-Chip Neuron 602 
Circuits for Continuous In-Situ Learning. IEDM Tech. Dig. 443. 603 
Kuzum, D., Jeyasingh, R. G. D., Lee, B., and Wong, H.-S. P. (2012). Nanoelectronic Programmable 604 
Synapses Based on Phase Change Materials for Brain-Inspired Computing. Nano Lett. 12, 605 
2179. 606 
LeCun, Y., Bottou, L., Bengio, Y., and Haffner, P (1998). Gradient-based learning applied to 607 
document recognition. Proc. IEEE 86 (11), 2278-2324. 608 
Locatelli, N., Cros, V., and Grollier, J. (2014). Spin-torque building blocks. Nature Mater. 13, 11-20. 609 
Ohno, T., Hasegawa, T., Tsuruoka, T., Terabe, K., Gimzewski, J. K., and Aono, M. (2011). Short-610 
term plasticity and long-term potentiation mimicked in single inorganic synapses. Nature 611 
Materials 10, 591-595. 612 
Prezioso, M., Merrikh-Bayat, F., Hoskins, B.D., Adam, G.C., Likharev, K.K., and Strukov, D.B. 613 
(2015). Training and operation of an integrated neuromorphic network based on metal-oxide 614 
memristors. Nature 521, 61-64. 615 
Querlioz, D., Bichler, O., Vincent, A.F., and Gamrat, C. (2015). Bioinspired programming of 616 
memory devices for implementing an inference engine. Proc. IEEE 103(8), 1398-1416 617 
Servalli, G. (2009). A 45nm generation Phase Change Memory technology. IEDM Tech. Dig., 113. 618 
Suri, M., Bichler, O., Querlioz, D., Cueto, O., Perniola, L., Sousa, V., Vuillaume, D., Gamrat, C., and 619 
DeSalvo, B. (2011). Phase change memory as synapse for ultra-dense neuromorphic systems: 620 
application to complex visual pattern extraction. IEDM Tech. Dig. 79-82. 621 
Suri, M., Querlioz, D., Bichler, O., Palma, G., Vianello, E., Vuillaume, D., Gamrat, C., and DeSalvo, 622 
B. (2013). Bio-Inspired Stochastic Computing Using Binary CBRAM Synapses. IEEE Trans. 623 
Electron Devices 60, 2402. 624 
Thomas, A., Niehoerster, S., Fabretti, S., Shepheard, N., Kushel, O., Kuepper, K., Wollschlaeger, J., 625 
Krzysteczko, P., and Chicca, E. (2015). Tunnel junction based memristors as artificial 626 
synapses. Front. Neurosci. 9, 241. 627 
Vincent, A.F., Larroque, J., Locatelli, N., Ben Romdhane, N., Bichler, O., Gamrat, C., Wei Sheng 628 
Zhao, Klein, J.-O., Galdin-Retailleau, S., and Querlioz, D. (2015). Spin-Transfer Torque 629 




Ambrogio, et al.  Unsupervised learning in phase change memory 
- 21 
Trans. Biomedical Circuits and Systems 9 (2), 166-174. 631 
Yu, S., Wu, Y., Jeyasingh, R., Kuzum, D., and Wong, H.-S. P. (2011). An Electronic Synapse Device 632 
Based on Metal Oxide Resistive Switching Memory for Neuromorphic Computation. IEEE 633 
Trans. Electron Devices 58, 2729. 634 
Yu, S., Gao, B., Fang, Z., Yu, H., Kang, J., and Wong, H.-S. P. (2013). A Low Energy Oxide-Based 635 
Electronic Synaptic Device for Neuromorphic Visual Systems with Tolerance to Device 636 
Variation. Adv. Mater. 25, 1774. 637 
Wang, Z.Q., Ambrogio, S., Balatti, S., and Ielmini, D. (2015). A 2-transistor/1-resistor artificial 638 
synapse capable of communication and stochastic learning in neuromorphic systems. Front. 639 
Neurosci. 8, 438. 640 
Waser, R., and Aono, M. (2007). Nanoionics-based resistive switching memories. Nature Materials 641 
6, 833-840. 642 
Wong, H.-S.P., Raoux, S., Kim, S.B., Liang, J., Reifenberg, J.P., Rajendran, B., Asheghi, M., and 643 
Goodson, K.E. (2010). Phase change memory. Proc. IEEE 98 (12) 2201-2227. 644 
Wright, C. D., Liu, Y., Kohary, K. I., Aziz, M. M., and Hicken, R. J. (2011). Arithmetic and 645 
Biologically-Inspired Computing Using Phase-Change Materials. Adv. Mater. 23, 3408. 646 
Zuliani, P., Varesi, E., Palumbo, E., Borghi, M., Tortorelli, I., Erbetta, D., Dalla Libera, G., Pessina, 647 
N., Gandolfo, A., Prelini, C., Ravazzi, L., and Annunziata, R. (2013). Overcoming 648 
Temperature Limitations in Phase Change Memories With Optimized GexSbyTez. IEEE 649 
Trans. Electron Devices 60(12) 4020-4026. 650 
 651 
7. Figure legends 652 
Fig. 1 Cross sectional view of a PCM obtained by transmission electron microscopy (TEM) (a), 653 
measured quasi-stationary I-V curves for the PCM device in the crystalline and amorphous phase (b), 654 
reset characteristic of R as a function of the write voltage for pulse-width 40 ns (c) and set 655 
characteristics of R as a function of the set pulse-width tP and voltage Vset = 1.05 V for variable initial 656 
PCM state (d). The PCM device shows fast switching at low voltage, thus supporting PCM 657 
technology for low-voltage, low-power synapses in neuromorphic systems. 658 
Fig. 2 Schematic illustration of the neuromorphic network with a 1T1R synapse. The PRE drives the 659 
MOS transistor gate voltage VG, thus activating a current spike due to the low negative TE voltage 660 
(VTE = -30 mV) set by the POST. The current spikes are fed into the POST, which eventually 661 
delivers a VTE spike back to the synapse as the internal voltage Vint exceeds a threshold Vth. The VTE 662 
spike includes a set and reset pulse to induce potentiation/depression according to the STDP protocol. 663 
Fig. 3 Scheme of the applied pulses from the PRE and POST neurons to the 1T1R synapse. In the 664 
case of small positive delay Dt (a), when the PRE spike is applied just before the POST spike, the 665 
PCM receives a potentiating pulse with voltage Vset inducing set transition. On the other hand, for 666 
small negative delay Dt (b), when the PRE spike is applied just after the POST spike, the PCM 667 
receives a depressing pulse with voltage Vreset inducing reset transition. For positive/negative delays 668 
larger than 10 ms, there is no overlap between PRE and POST spikes, thus no potentiation/depression 669 
can take place. 670 
Fig. 4 STDP characteristics, namely measured change of conductance R0/R as a function of delay Dt, 671 
for various PCM states, namely state A (R0 = 15 k), state B (R0 = 500 k), and state C (R0 = 672 
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initial state, providing a confirmation of the STDP capability in our 1T1R synapse. 674 
Fig. 5 Result of a random spiking experiment, showing the random delay Dt as a function of the 675 
epoch (a), corresponding change of conductance R0/R as a function of the epoch (b), and correlation 676 
between Dt and R0/R (c). The correlation between delay and conductance change is consistent with 677 
the STDP characteristics at variable resistance in Fig. 4. 678 
Fig. 6 Neuromorphic network adopted in our simulations: schematic illustration (a) and 679 
corresponding circuit (b). A first neuron layer with N = 28x28 neurons is fully connected to a second 680 
neuron layer with M neurons through 1T1R PCM-based synapses. The first layer delivers spikes in 681 
response to presentation of one or more visual patterns. During training, STDP within the synapses 682 
leads to LTP/LTD update of the synapse weights eventually resulting in the specialization of the 683 
output neurons in recognizing the submitted patterns. 684 
Fig. 7 Simulation results for pattern learning. The input pattern “1” (a) is presented at the input 685 
together with noise (b). Synaptic weights are random at t = 0 s (a), then they specialize at progressive 686 
times 3.5 s (d) and 7 s (e). The corresponding complete evolution of synapse weights for increasing 687 
time is shown in (f), with positions A, B and C related to (c-d-e). Red lines represent synapses for 688 
pattern, cyan lines are the background synapses, while the black and blue lines are the mean pattern 689 
and background synapses, showing progressive learning and specialization. 690 
Fig. 8 Energy Esyn and mean power Psyn consumption per synapse as a function of time during the 691 
learning process of Fig. 7 (a) and corresponding histogram distribution of energy consumption Esyn,c 692 
due to communication from 4.2 s to 7 s, namely after completing potentiation/depression (b). 693 
Consumption due to communication (in red) is directly induced by PRE spikes, while fire energy (in 694 
blue) corresponds to set/reset events induced by POST spikes. The energy histogram reveals 3 energy 695 
levels: Group I around 80 pJ reflects communication of pattern spikes at potentiated synapses. Group 696 
II around 5 pJ represents communication of noise spikes at potentiated pattern synapses, while group 697 
III just below 100 fJ corresponds to noise spikes at depressed background synapses. 698 
Fig. 9 Simulation results for pattern learning and updating. Pattern “1” and noise (a) were presented 699 
for the first 7 s, followed by pattern “2” and noise for the last 7 s. After the first 7 s, in A, pattern “1” 700 
was learnt (c). After starting with “2”, synapses showed a mixed specialization at 7.5 s in B (d), 701 
where “1” was being forgotten and “2” was being learned. Finally, at 14 s in C (e), “2” was learnt. (f) 702 
shows the temporal evolution of synapses, with initial learning of “1”, followed by updating with 703 
“2”. 704 
Fig. 10 Simulation results for multiple pattern learning. A first layer with 28x28 = 784 neurons is 705 
fully connected to three second layer neurons, each of them connected with three inhibitory synapses 706 
(a). We provided three patterns “1”, “2” and “3” (b) to the input. The three neurons specialize on 707 
different patterns (c). (d) shows the evolution of the synapses connected to one of the post neurons, in 708 
particular the mean weight for synapses of pattern “1”, “2”, “3” and background. While the 709 
background gradually decreases, the learnt pattern (the highest mean conductivity) changes during 710 
time due to interference between patterns. 711 
Fig. 11 Scheme for implementing low energy consumption communication. Instead of applying a 712 
constant VTE = -30 mV, sequences of spikes lasting tspike can allow for efficient communication (a), 713 
while reducing energy and power consumption by a factor tspike/Tspike, where Tspike is the time 714 
between adjacent pulses (b). 715 
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Fig. 12 Multi-layer simulation results. The number n of PRE spikes is composed by np pattern and nn 716 
noise inputs. np is composed by np,f (pattern leading to output spike) and np,0 (missing recognition). nn 717 
is composed by nn,f (false recognition) and nn,0 (absence of spike for input noise) (a). After an input 718 
layer with 28x28 neurons, a second layer with variable M neurons and a third layer with one output 719 
neuron are implemented (b). The recognition rate Plearn = np,f/np increases with respect to the two 720 
layers network and it increases for increasing number M of second layer neurons (c), while the error 721 
rate Perr = nn,f/nn decreases (d). Plearn further increases for optimized conditions (lower noise), 722 
reaching a 95.5% recognition, while Perr drops to 0.35%. 723 
Fig. 13 Probability of recognizing an input pattern Plearn, solid line, and probability of spurious fires 724 
Perr, dashed line, as a function of input noise. 725 
 726 
Prov
ision
al
Figure 1.TIF
Prov
ision
al
Figure 2.TIF
Prov
ision
al
Figure 3.TIF
Prov
ision
al
Figure 4.TIF
Prov
ision
al
Figure 5.TIF
Prov
ision
al
Figure 6.TIF
Prov
ision
al
Figure 7.TIF
Prov
ision
al
Figure 8.TIF
Prov
ision
al
Figure 9.TIF
Prov
ision
al
Figure 10.TIF
Prov
ision
al
Figure 11.TIF
Prov
ision
al
Figure 12.TIF
Prov
ision
al
Figure 13.TIF
Prov
ision
al
